The demand for IP reuse and system level scalability in System-on-Chip (SoC) 
works, IP blocks for SoC designs, such as microprocessors and memories, are generally characterized by memorymapped interfaces. There exist a number of socket specifications to this end, such as OCP (Open Core Protocol) [5] and AXI (Advanced eXtensible Interface) [6] . Since most NoCs are message-passing by nature, an adapter is needed.
There are a number of works published on the design of novel network architectures, but few publications have addressed issues particular to the design of an adapter module. In [7] an adapter implementing standard sockets was presented for the AEthereal NoC. The adapter however has quite a high forward latency. In [8] an OCP compliant adapter for the xpipes NoC was touched upon. The adapter has a low area but it supports only a single outstanding read transaction. Also, both AEthereal and Xpipes are purely clocked designs, and as such do not address issues related to global synchronization in large-scale SoC designs.
In this paper we present an OCP compliant network adapter (NA) for the MANGO NoC (Message-passing Asynchronous Network-on-chip providing Guaranteed Services over OCP interfaces) [9] . The NA is a key component of a modular SoC design approach. Our contributions include identifying key issues ofNA design and developing an efficient NA architecture. On the basis of several 0.13 ,um CMOS standard cell instantiations, we evaluate the area and performance overheads of implementing NA tasks. The presented architecture enables GALS-type SoCs (Globally Asynchronous Locally Synchronous) [10] , in that the NA implements synchronization between the clocked OCP sockets and the asynchronous or clockless MANGO NoC. Its design is a balanced mix of clocked and clockless parts, appropriately leveraging the advantages particular to either design style. It has a very low forward latency, is highly flexible with regards to the choice of transaction protocol and network packet format, and handles any number of outstanding transactions on the network.
The paper is organized as follows: in Section II we give an overview of MANGO. In Section III we describe the basic functionality of an NA, and in Section IV we detail the implementation of the MANGO NA. In Section V we present results, and Section VI provides a conclusion. A clockless implementation of the network routers and links enables a GALS-type system, in which the integration of cores with different timing characteristics is inherently supported. An advantage of clockless circuits is that they use zero dynamic power when idle. Also, their forward latency can be made much lower than that of comparable clocked circuits, helping to minimize the performance overhead of using a network for e.g. memory accesses.
MANGO provides connection-less best-effort (BE) routing, as well as connection-oriented guaranteed services (GS), in terms of hard latency and bandwidth bounds. The predictability of GS makes system analysis much easier, leading to advantages at all levels of SoC design.
This paper addresses the third key feature: standard socket access points. While the choice is arbitrary, we implement these as OCP sockets. OCP is a family of synchronous point-to-point interfaces for memory-mapped read/write transactions. Support for other similar interfaces such as AXI is a trivial extension. A layered approach enables a mix of different sockets in the system, enhancing system-level composability. The overhead -of packetizing and depacketizing -is tolerated, as the approach enhances design-productivity: it becomes possible to design and verify SoCs hierarchically, and to plug together off-the-shelf IP cores from different vendors.
As illustrated in Figure 2 , the NA implements a Core Interface (CI) at the core side and a Network Interface (NI) at the network side. The functions implemented in the NA are transaction handshaking according to the CI protocol (in this case OCP), encapsulation ofthe transactions for the underlying packet-switched network, and synchronization between the IP core and the network.
IV. NA Implementation
Read/write transactions require two types of NAs: an initiator connecting to a master core such as a microprocessor, and a target connecting to a slave core such as a memory. Figure 3 shows the structural design of the NAs, illustrating how the functions mentioned in Section III are implemented in separate modules. It is also seen how each NA consists of a request and a response path, and -orthogonally to this -of a clocked and a clockless part. The presented version of the MANGO NA supports all the required OCP v2.0 basic signals and a consistent subset of burst, thread and interrupt extensions, allowing support for single reads and writes, single-request burst reads and writes, threads, connections and interrupts. The initiator is configured through its CI, the target through its NI.
The NAs provide a number of input and output network ports, each corresponding to a GS connection or BE service. Output ports are pointed to using the OCP signal MConnID, and several threads may use each port without restrictions. Transmitting on a BE port, packets need a header flit for routing information. On GS connections no routing information is needed, as these implement a virtual circuit to another NA in the network [9] . Fig. 3 . The initiator NA connects to a master core, the target NA connects to a slave core.
An OCP transaction originates at a master core. In the initiator NA, the OCP Initiator Request Handshaking module implements part of the OCP slave socket with which the master transacts. The Request Encap module maps the OCP signals to packet signals. During BE transmissions it also uses the 8 MSBs of the OCP address field (Maddr) to look up a routing path, appending this to the payload (the routing path lookup table can be programmed through the OCP interface). This all takes I OCP clock cycle. In order to retain the flexibility of synthesized design, clocked circuits are used here. In any case, there is little performance to be gained by using clockless circuits in the handshaking and encapsulation modules, since the OCP interface is clocked itself. Serialization of packet flits is done by the Request Transmit module, in the clockless domain. This makes the flit serialization independent of the OCP clock speed. Also, the synchronization overhead is minimized by synchronizing an entire packet to the clockless domain in one go, instead of one flit at a time.
In the target NA packets are reassembled in the clockless Request Receive and decapsulated in the clocked Request Decap modules. The OCP Target Request and Reponse Handshaking modules then conduct an OCP transaction accordingly. Packet reassembly and buffering is done independently per port, such that a packet is forwarded to the clocked part of the NA only when the entire packet has arrived. During bursts however the packet is forwarded as soon as the control information and the first data word has arrived. Ifthe transaction requires a response (e.g. a read), the response is encapsulated by the target NA, serialized in the clockless Response Transmit module and transmitted across the network. While a request is being processed by the slave core, the Responsepath FIFO stores the return path. Response packets are reassembled in the Response Receive module, decapsulated in the Reponse Decap module, and the transaction is completed by the OCP Initiator Response Handshaking module.
The OCP signal MThreadID is stored in request packets and returned in the corresponding response. The NAs thus Interrupts are inplemented as virtual wires: an interrupt triggers the target NA to transmit an interrupt packet. Its destination is defined by configuring the target NA with a routing path or connection ID. Upon receiving this packet, the initiator NA asserts the local interrupt signal pin.
In order to minimize the synchronization overhead, we implement a 2-phase handshake channel, employing a twoflop synchronizer [12] . As illustrated in Figure 4 The presented architecture is very flexible and modular. Changing the Handshaking modules a different CI protocol can be implemented, and customizing the packet format is merely an exercise of mapping CI signals to packet signals in the Encap/Decap modules. Adapting to a different network is done by modifying the Transmit/Receive modules. 
V. Results
NAs with 32-bit OCP data and address fields and 32-bit network ports have been implemented using 0.13 ,um standard cells. Netlist testing was done using the OCP tool CoreCreator [14] , which provides OCP compliancy detectors. In the test setup an initiator NA was connected head-to-head with a target NA. In comparison with that of the Athereal [7] , the MANGO NA has a shorter total forward latency -only a single cycle for packetization. The area is also smaller, but this is not directly comparable; the AEthereal and the MANGO networks both implement support for BE and GS routing, but since this functionality is realized differently, the tasks required in the NAs are different. Compared with xpipes [8] , the MANGO NA implements more complex fimctionality in terms of GS connections, interrupts and support for multiple outstanding transactions. In the clockless MANGO NoC, there is no synchronization overhead in the forward path of entering the network, hence the total synchronization overhead is at least one clock cycle faster than both these purely synchronously clocked counterparts.
VI. Conclusion
We have presented an OCP compliant NA architecture for the MANGO NoC. The NA enables modular, GALStype SoC design by providing synchronous, memorymapped interfaces, based on the clockless message-passing services of the network. The flexible architecture, which mixes clocked and clockless circuits, can easily be configured for different sockets and/or networks. Several 0.13 ,um standard cell designs were implemented. Simulation results indicate that the performance and area overheads, of a layered approach to on-chip communication, are reasonable.
